Revise Computing
Revision notesQuestionsFor schools
Log inStart revising free
Revision notesQuestionsFor schoolsLog in
GCSE Computer Science/Paper 1/Systems Architecture

MAR, MDR, Program Counter, Accumulator

Von Neumann architecture: MAR, MDR, Program Counter, Accumulator

1.1.1 Systems Architecture

Practise exam questions

Systems Architecture — Note 3 of 3

What you need to know

Von Neumann architecture is a design model where both instructions and data are stored in the same memory. Most modern CPUs follow this model. The architecture uses key registers — MAR, MDR, Program Counter, and Accumulator — to manage the flow of data and instructions.

What to know

  • Von Neumann architecture stores both instructions AND data in the SAME memory — this is a key characteristic.

Key terms

Von Neumann Architecture

A computer design where both program instructions and data are stored in the same main memory and share the same pathways to the CPU.

MARMemory Address Register

Holds the ADDRESS of the memory location to be read from or written to.

MDRMemory Data Register

The MDR holds the DATA that has been fetched from memory or is about to be written to memory. Acts as a buffer between the CPU and main memory.

Program CounterPC

The PC holds the ADDRESS of the NEXT instruction to be fetched. It is incremented each cycle.

Accumulator

Stores the RESULTS of calculations performed by the ALU. Also temporarily holds data being processed.

Exam technique

  • Tip:An ADDRESS is a LOCATION in memory. DATA is the actual value or instruction stored at that location. The MAR stores an address; the MDR stores data. Do not confuse these.
  • Mistake:Saying the Program Counter 'counts programs' or 'tracks how many programs have run'. It stores the ADDRESS of the NEXT instruction — it does not count anything.
  • Example:If asked to name a register not in a table and describe its purpose: Accumulator — 'stores the result of calculations carried out by the ALU'.

Ready to test yourself?

Practise 1.1.1 questions
← Previous noteALU, CU, Cache, Registers1.1.1 Systems ArchitectureNext topic →Clock speed, Cache size, Number of cores1.1.2 CPU performance

Back to Systems Architecture

Revise another OCR GCSE topic: CPU performance, Embedded Systems

Systems Architecture

Note 3 of 3

  1. 1The Fetch-Execute cycle
  2. 2ALU, CU, Cache, Registers
  3. 3MAR, MDR, Program Counter, Accumulator
Topic overview

© 2026 Revise Computing · revisecomputing.co.uk

Privacy noticeTermsContact

Revise Computing is an independent revision resource. It is not affiliated with, or endorsed by, OCR (Oxford Cambridge and RSA Examinations).