Revise Computing
Revision notesQuestionsFor schools
Log inStart revising free
Revision notesQuestionsFor schoolsLog in
GCSE Computer Science/Paper 1/Systems Architecture

ALU, CU, Cache, Registers

Common CPU components and their function: ALU, CU, Cache, Registers

1.1.1 Systems Architecture

Practise exam questions

Systems Architecture — Note 2 of 3

What you need to know

The CPU contains several key components that work together to process instructions. The Arithmetic Logic Unit (ALU), Control Unit (CU), cache, and registers each have specific roles in ensuring the CPU operates correctly.

What to know

  • Cache is faster than RAM but smaller in capacity. It reduces the number of times the CPU needs to access slower main memory.

Key terms

ALUArithmetic Logic Unit

Performs mathematical calculations (e.g. addition, subtraction) and logical operations (e.g. comparisons).

CUControl Unit

Coordinates the operation of the CPU, controls the fetch-execute cycle, and sends signals/commands to other components.

Cache

A small, fast memory located ON the CPU that stores frequently used data and instructions to speed up processing.

Registers

Fast-to-access storage locations inside the CPU used to temporarily hold small amounts of data needed during processing.

Exam technique

  • Tip:When describing the ALU, be specific — it does BOTH arithmetic (maths) AND logic (comparisons). Do not just say 'does calculations'.
  • Mistake:Saying the CU 'performs' or 'executes' instructions. The CU CONTROLS and COORDINATES the fetch-execute cycle and DECODES instructions — it does not execute them itself.
  • Tip:Saying the CU 'sends signals to components' alone is not enough — you must say what the signals DO (e.g. 'sends signals to synchronise/control the flow of data').
  • Example:Table question — 'It stores a single address' = MAR and PC. 'It stores frequently used instructions' = Cache. 'It is a register' = MAR, MDR, PC. 'It stores all currently running data' = RAM.

Ready to test yourself?

Practise 1.1.1 questions
← Previous noteThe Fetch-Execute cycle1.1.1 Systems ArchitectureNext note →MAR, MDR, Program Counter, Accumulator1.1.1 Systems Architecture

Back to Systems Architecture

Revise another OCR GCSE topic: CPU performance, Embedded Systems

Systems Architecture

Note 2 of 3

  1. 1The Fetch-Execute cycle
  2. 2ALU, CU, Cache, Registers
  3. 3MAR, MDR, Program Counter, Accumulator
Topic overview

© 2026 Revise Computing · revisecomputing.co.uk

Privacy noticeTermsContact

Revise Computing is an independent revision resource. It is not affiliated with, or endorsed by, OCR (Oxford Cambridge and RSA Examinations).